Toshiba disclose details about ESD protection for analogue power semiconductors

ESD security is much more robust, up four times, and the standard deviation is just 1/12 that of the traditional structure,” guaranteed the firm.

3D recreation revealed that lattice temperature increment because of the present streaming at the most elevated electric field point brought on ESD-induced destruction..

Toshiba analogue protection”Modifying the transistor structure, which amplifying the drain low resistive region to the source direction and suppressing the lateral silicon resistance, moves the present flow from the drain of the drain to source direction and detaches it from the highest most elevated electrical field point,” said Toshiba.

For More Information Visit